

### "Power Dissipation Challenges in Optical Transport Systems and Proposed Solutions"



Hugues Tournier, Ciena htournie@ciena.com

© Ciena Confidential and Proprietary

#### Abstract

- Power dissipation on transport optical systems has been a growing problem.
- This presentation will suggest a method for improving technology selection and overall power distribution in order to increase the efficiency of the transport system.
- A procedure will be suggested for specific integrated circuit, where most of the power dissipation occurs in Transport sub-system.
- This procedure will also explain the potential optimization of power sources for an optical system applications.



#### **Transport in the Network**



#### Bandwidth demands still growing

- Access demand keep increasing
- Constant pressure to transport bits in an efficient method



Source: http://www.ieee802.org/3/ad hoc/bwa/public/sep11/cloonan 01a 0911.pdf

IEEE 802.3 Industry Connections Ethernet Bandwidth Assessment Ad Hoc July 2012 IEEE 802 Plenary, San Diego, CA, USA



#### Rear view mirror and full steam ahead; Here lies the pain point!

5

- Power Consumption keep increasing from generation to the next;
- Larger the bandwidth requirements, higher the transistor count, longer wires requires.



#### **MODEM Cost/bit Trends**

**Customer expect less cost** ciena per transport bit for WaveLogic™ equivalent functionality 10 **Increase Spectral** ciena Efficiency 10G LH WaveLogic I • eDCO QPSK **16-QAM** 40G LH WaveLogic II Cost Ratio Coherent Detection 100G LH 1 WaveLogic III 32nm CMOS 1T LH **Expected trends to** • WaveLogic IV continue. 0.1 2005 2010 2015 2020 Year



#### **Typical MODEM Power segmentations**

• About 80% of the power consumption comes from various silicon devices such ASPP, ASIC and power conversion inefficiencies.





#### **MODEM/Transponder Co-Location Challenges**

• ASIC "Hot Spots" and Optical devices creates a very challenging environment and require a serious analysis

Larger blade footprint to distribute the thermal load and Hot Spots and increase the power delivery efficiency.



#### **Big D, Small A Trends**

#### Analog IP is a key part of the Telecom Coherent MODEM development, but not the Power bottleneck;

- Analog power trends from 90nm to 32nm generally flat
- Digital is more than 75% of the total power consumption of today's ASIC for LH and ULH applications.
- Towards 50% for Metro and Regional, applications.





#### **Technology Choices – ASIC, ASSP and Efficiency**

- Applied Semiconductor Integrated Circuit, ASIC, and Applied Specific Standard Product, ASSP, are required for selected IP which couldn't be done efficiently otherwise in our industry.
- The partner and process selection is very important and required for every design including;
  - Intellectual Property, IP, transfer
  - Accurate power dissipation estimations
    - Technology selection
    - CAD Tool selection based on accuracy
      - Less than 20% errors today; towards 10% at the RTL vcd level
  - Standard and Custom model library selection
  - SERDES Performances and power dissipation
    - 2.5Gb/s to 10Gb/s today,
    - Towards 25Gb/s and 40/50Gb/s tomorrow



#### **CMOS Power and Moore's Law**



clena

P<sub>st</sub>: Vdd\*Isub\_th + Vdd\*Ig\_leak

Total Power = P<sub>dyn</sub>+P<sub>sc</sub>+P<sub>leak</sub>

- → Vdd @ 1.00V, relative power is 1
- → Vdd @ 0.75V, relative power is 0.56
- CMOS still the most economic vehicle for complex MODEM and requires further detailed noise and power dissipation analysis.

11 © Ciena Confidential and Proprietary

#### **Process selection (Power estimations)**

#### **Spreadsheet Approach**

- + Good for well known design and process
- + Easy to use and low cost
- Inaccurate results on new process with new library & IP

#### **CAD Tool Approach**

- Half a dozen is on the market for power estimations based on gate or RTL VCD;
- Dedicated designer on the tool and costly
- + More accurate for new libraries if accuracy based on trial proven

	Postr.		Indation	MaduM/Cell	Logic Real	Area	Etal Par ·	Per Density	Optimized
10 she losts	- Second	-	E DEDE A	HS65_LL, KNTHUT3	16.07µm	1.96	165 MW	10 88990 54	- 160
5 K . 100 M		1	BE WOITTHOUSLAT	H545_LH_NOR3X3	195.15µm	2.08	192 Think	93 84pt/mp	
	and the		L + #00434279921	H545_LH_NANDUNT	315.53(W)	2.12	555.18pW	105-1228006	.Net
- TR. 56 Aug. 2 TR. 56 Juni 19, 540 R. 56 2		13	€ g110970	H565_SH_RANDOR7	545 00699	3.12	541-00eW	173 Stateman	.760
10 - TR. 56 Nacy U. M. 56 instite. 840 M. 56 ta			C) FE,RC,R066_0	HIND, CH, NANDUNT	2010 221-00	111	20 C 884W	181.05yWing	
10- 🚎 m 56 long 3 m 56 undite 840 m 56 3	ber 11		C #6292A315773	H585_LH_A01279	748-5154	3.64	716-0-669	211.53p@ing	
(1- 🜉 m 15 loop 6 th 15 institt 840 m 15 6			E #CERANDOREM	H565_LH_A01249	#35.78µW	3.64	\$35,78µW	229.6LpW/NB	.84
🗇 🧰 m 15 kup 10 m 15 ingrim 640 m 15 l			+ #0000A316306	HSID SH, ADL219	839.03µ#	3.64	836.0399	229.68598796	160
			#10946272729	H585_LH_0A1299	\$39.5April	3.64	\$30.54eW	230.65yitting	
		(.	C) protrakalmene	H565_CH_A0L219	843.54µW	3.64	SAR. GAJAN	223.34/99/06	
>= 20.00 %.			1000		-		81 🗐		
>= 500% = 200% = 00% = 010% = 015% = 015% = 015%	ख्य स्वर्ति					٦ 🖻		-	
- 500% - 200% - 0.05% - 0.05%	FV2 54 100								

#### . Total power consumption

				P	5)	
Power contribution				Static	Dynamic	Total
Internal power						
Internal register power	79.7mW	641mW	721mW			
Internal latch power	ØW	ØW	ØW			
Internal memory power	ØW	ØW	ØW			
Other internal power	325mW	1.14 W	1.46 W			
Total internal power				404mW	1.78 W	2.19 W
IP Core power				ØW	ØW	ØW
Pad power				ØW	ØW	ØW
Clock power				25.3mW	382mW	407mW
Internal load power				ØW	1.73 W	1.73 W
Total power				430mW	3.9 W	4.33 W



#### **Efficiency for Silicon development**

- This subject is maturing, but require a different architecture to reduce the carbon footprint in the Telecom industry.
- System developers should pressure ASIC development to use low power technics at the cost of "reasonable" schedule hit.



Source: Synopsys, Inc. Global User Survey, 2011



#### **Conventional Fan – Where are we going?**



#### Fan just can't keep up!

- Conventional cooling stress the platforms and surtax power efficiency.
- Liquid cooling inevitable!

15

\*Measured at Fan input \*\*Assumes operation at 54°C (50°C ambient plus 4°C for altitude compensation) \*\*\*Test Case: Switch analysis



#### **Cooling Efficiency**

- Blades approaches 3W/in<sup>3</sup>, and the limit, with forced air.
- Increased usage of Heat Pipes buys the industry time
  - Not efficiency...
- We have to use more efficient cooling mechanism in order to cool the hot spots like Liquid Cooling or "mineral oil" Immersion and use standard body to put pressure on the telecom industry.



Courtesy of Green Revolution cooling



### **Power Supply Efficiency**



- The selection of the power supply efficiency depends on the technology, platform and architecture.
- The industry requires to understand the requirement of large area, up to 40%, for power supply alone in a complex Transport architecture.



### **Telecom Efficiency Figure of Merit**

#### Alliance for Telecommunications Industry Solutions:

 Telecommunications Energy Efficiency Ratio, TEER, is only about a standard way of measuring and reporting measured data.

#### **Energystar:**

 Large Network Equipment Specification launched on October 2012 mostly targeted on Routers, Ethernet Switches, Security Appliances and Access Point Controllers.

#### **Optical Transport next?**



#### Conclusion

#### • We don't pick the next generation because it's 0.7\*P<sub>n</sub> !

- Use the selection procedure and tools available to select the proper CMOS process to your design constraints.
- Liquid Cooling will soon reach Transport
- Success will be achieve via research collaboration, suppliers and customers



#### **Questions?**



#### Appendix



## **Network Latencies by Region**



### **A Radical Change: Modular DCs**

STRUCTURE: A 24 000-square-meter facility houses 400 containers. Delivered by trucks, the containers attach to a spine infrastructure that feeds network connectivity, power, and water. The data center has no conventional raised floors.



Sun Microsystems' MD S20 is a standard shipping container housing eight racks of servers, storage systems, network gear, and power supplies [right]. The container's equipment consumes 187.5 kilowatts of power and uses a water-based cooling system [opposite].

# **Geo-Distribution: Mega DC vs. Micro DC**

- Optimal placement and sizing:
  - Redundancy and fault tolerance
  - Decrease propagation delays
  - Power, water, and fiber availability
  - Local policies: zoning, tax
  - Statistical multiplexing gains
  - Application types



- Mega DC: 100,000s of servers (100,000s of square feet drawing10s of MW)
- Micro DC: 10,000s of servers
- \* K. Church, A. Greenberg, and J. Hamilton, "On delivering embarrassingly distributed cloud services,"Hotnets VII, October 2008.

